Design of Raptor-Like LDPC Codes and High Throughput Decoder Towards 100 Gbit/s Throughput

doi:10.12142/ZTECOM.202303012

ZTE Communications ›› 2023, Vol. 21 ›› Issue (3): 86-92.DOI: 10.12142/ZTECOM.202303012

• Research Papers • Previous Articles Next Articles

Design of Raptor-Like LDPC Codes and High Throughput Decoder Towards 100 Gbit/s Throughput

LI Hanwen, BI Ningjing, SHA Jin()

School of Electronic Science & Engineering, Nanjing University, Nanjing 210000, China

Received:2023-01-29 Online:2023-09-21 Published:2023-09-21
About author:LI Hanwen received his BS degree from Fuzhou University, China in 2020, and MS degree from Nanjing University, China in 2023. His research interests include very-large scale integration design for digital signal processing and error control coding.|BI Ningjing received her BS degree and MS degree in electrical engineering from Nanjing University, China, in 2020 and 2023, respectively. Her research interest focuses on digital very-large scale integration design.|SHA Jin (shajin@nju.edu.cn) received his BS degree in physics and PhD degree in electrical engineering from Nanjing University, China in 2002 and 2007, respectively. From 2012 to 2013, he was a visiting professor with Stanford University, USA. He is currently an associate professor with School of Electronic Science and Engineering, Nanjing University. His current research interests include very-large scale integration design for digital signal processing, error control coding, flash memory error control, and heterogeneous computing systems.
Supported by:
ZTE Industry-University-Institute Cooperation funds(2020ZTE01-03)

Abstract

Abstract:

This paper proposes a raptor-like low-density parity-check (RL-LDPC) code design together with the corresponding decoder hardware architecture aiming at next-generation mobile communication. A new kind of protograph different from the 5G new radio (NR) LDPC basic matrix is presented, and a code construction algorithm is proposed to improve the error-correcting performance. A multi-core layered decoder architecture that supports up to 100 Gbit/s throughput is designed based on the special protograph structure.

Key words: RL-LDPC, error floor, high throughput, protograph, 5G NR

LI Hanwen, BI Ningjing, SHA Jin. Design of Raptor-Like LDPC Codes and High Throughput Decoder Towards 100 Gbit/s Throughput[J]. ZTE Communications, 2023, 21(3): 86-92.

Figures/Tables 8

Figure 1 Tanner graph

Figure 2 Structure of raptor-like low-density parity-check (RL-LDPC) code

Figure 3 Construction constraint structure

Figure 4 Multi-core decoder architecture

Figure 5 Decoder core architecture

Figure 6 Performance comparison after optimizing the number of 6-cycle

Figure 7 Performance comparison under rate of 8/9

Table 1 Implementation results

Resources	Implementation in Ref. [15]	Proposed
LUTs	1 015 935	861 574
FFs	62 460	62 460
Brams	66	66

References 15

1	VENUGOPAL T, RADHIKA S. A survey on channel coding in wireless networks [C]//Proceedings of 2020 International Conference on Communication and Signal Processing (ICCSP). IEEE, 2020: 784–789. DOI: 10.1109/ICCSP48568.2020.9182213 DOI URL
2	GALLAGER R. Low-density parity-check codes [J]. IRE transactions on information theory, 1962, 8(1): 21–28. DOI: 10.1109/TIT.1962.1057683 DOI URL
3	MACKAY D J C, NEAL R M. Near Shannon limit performance of low density parity check codes [J]. Electronics letters, 1996, 32(18): 1645. DOI: 10.1049/el: 19961141 DOI URL
4	HU X Y, ELEFTHERIOU E, ARNOLD D M. Regular and irregular progressive edge-growth tanner graphs [J]. IEEE transactions on information theory, 2005, 51(1): 386–398. DOI: 10.1109/TIT.2004.839541 DOI URL
5	DIOUF M, DECLERCQ D, FOSSORIER M, et al. Improved PEG construction of large girth QC-LDPC codes [C]//The 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC). IEEE, 2016: 146–150. DOI: 10.1109/ISTC.2016.7593094 DOI URL
6	LIU Y H, ZHANG M L, NIU X L. Quasi-cyclic low-density parity-check codes based on progressive cycle growth algorithm [C]//The sixth International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC). IEEE, 2016: 854–857. DOI: 10.1109/IMCCC.2016.167 DOI URL
7	TIAN T, JONES C R, VILLASENOR J D, et al. Selective avoidance of cycles in irregular LDPC code construction [J]. IEEE transactions on communications, 2004, 52(8): 1242–1247. DOI: 10.1109/TCOMM.2004.833048 DOI URL
8	CHENG C C, YANG J D, LEE H C, et al. A fully parallel LDPC decoder architecture using probabilistic Min-sum algorithm for high-throughput applications [J]. IEEE transactions on circuits and systems I: regular papers, 2014, 61(9): 2738–2746. DOI: 10.1109/TCSI.2014.2312479 DOI URL
9	LI M, DERUDDER V, DESSET C, et al. A 100 gbps LDPC decoder for the IEEE 802.11ay standard [C]//The 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC). IEEE, 2019: 1–5. DOI: 10.1109/ISTC.2018.8625286 DOI URL
10	BONCALO O, AMARICAI A. Ultra high throughput unrolled layered architecture for QC-LDPC decoders [C]//IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 2017: 225–230. DOI: 10.1109/ISVLSI.2017.47 DOI URL
11	LI M, DERUDDER V, BERTRAND K, et al. High-speed LDPC decoders towards 1 Tb/S [J]. IEEE transactions on circuits and systems I: regular papers, 2021, 68(5): 2224–2233. DOI: 10.1109/TCSI.2021.3060880 DOI URL
12	FANG Y, BI G A, GUAN Y L, et al. A survey on protograph LDPC codes and their applications [J]. IEEE communications surveys & tutorials, 2015, 17(4): 1989–2016. DOI: 10.1109/COMST.2015.2436705 DOI URL
13	CHEN T Y, DIVSALAR D, WESEL R D. Protograph-based Raptor-like LDPC codes with low thresholds [C]//IEEE International Conference on Communications (ICC). IEEE, 2012: 2161–2165. DOI: 10.1109/ICC.2012.6363996 DOI URL
14	NGUYEN-LY T T, GUPTA T, PEZZIN M, et al. Flexible, cost-efficient, high-throughput architecture for layered LDPC decoders with fully-parallel processing units [C]//Euromicro Conference on Digital System Design (DSD). IEEE, 2016: 230–237. DOI: 10.1109/DSD.2016.33 DOI URL
15	CUI H X, GHAFFARI F, LE K, et al. Design of high-performance and area-efficient decoder for 5G LDPC codes [J]. IEEE transactions on circuits and systems I: regular papers, 2021, 68(2): 879–891. DOI: 10.1109/TCSI.2020.3038887 DOI URL

Design of Raptor-Like LDPC Codes and High Throughput Decoder Towards 100 Gbit/s Throughput

RichHTML

PDF

Knowledge

Abstract

Cite this article

share this article

Figures/Tables 8

References 15

Related Articles 1

Recommended Articles

Metrics