1 |
VENUGOPAL T, RADHIKA S. A survey on channel coding in wireless networks [C]//Proceedings of 2020 International Conference on Communication and Signal Processing (ICCSP). IEEE, 2020: 784–789. DOI: 10.1109/ICCSP48568.2020.9182213
DOI
URL
|
2 |
GALLAGER R. Low-density parity-check codes [J]. IRE transactions on information theory, 1962, 8(1): 21–28. DOI: 10.1109/TIT.1962.1057683
DOI
URL
|
3 |
MACKAY D J C, NEAL R M. Near Shannon limit performance of low density parity check codes [J]. Electronics letters, 1996, 32(18): 1645. DOI: 10.1049/el: 19961141
DOI
URL
|
4 |
HU X Y, ELEFTHERIOU E, ARNOLD D M. Regular and irregular progressive edge-growth tanner graphs [J]. IEEE transactions on information theory, 2005, 51(1): 386–398. DOI: 10.1109/TIT.2004.839541
DOI
URL
|
5 |
DIOUF M, DECLERCQ D, FOSSORIER M, et al. Improved PEG construction of large girth QC-LDPC codes [C]//The 9th International Symposium on Turbo Codes and Iterative Information Processing (ISTC). IEEE, 2016: 146–150. DOI: 10.1109/ISTC.2016.7593094
DOI
URL
|
6 |
LIU Y H, ZHANG M L, NIU X L. Quasi-cyclic low-density parity-check codes based on progressive cycle growth algorithm [C]//The sixth International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC). IEEE, 2016: 854–857. DOI: 10.1109/IMCCC.2016.167
DOI
URL
|
7 |
TIAN T, JONES C R, VILLASENOR J D, et al. Selective avoidance of cycles in irregular LDPC code construction [J]. IEEE transactions on communications, 2004, 52(8): 1242–1247. DOI: 10.1109/TCOMM.2004.833048
DOI
URL
|
8 |
CHENG C C, YANG J D, LEE H C, et al. A fully parallel LDPC decoder architecture using probabilistic Min-sum algorithm for high-throughput applications [J]. IEEE transactions on circuits and systems I: regular papers, 2014, 61(9): 2738–2746. DOI: 10.1109/TCSI.2014.2312479
DOI
URL
|
9 |
LI M, DERUDDER V, DESSET C, et al. A 100 gbps LDPC decoder for the IEEE 802.11ay standard [C]//The 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC). IEEE, 2019: 1–5. DOI: 10.1109/ISTC.2018.8625286
DOI
URL
|
10 |
BONCALO O, AMARICAI A. Ultra high throughput unrolled layered architecture for QC-LDPC decoders [C]//IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 2017: 225–230. DOI: 10.1109/ISVLSI.2017.47
DOI
URL
|
11 |
LI M, DERUDDER V, BERTRAND K, et al. High-speed LDPC decoders towards 1 Tb/S [J]. IEEE transactions on circuits and systems I: regular papers, 2021, 68(5): 2224–2233. DOI: 10.1109/TCSI.2021.3060880
DOI
URL
|
12 |
FANG Y, BI G A, GUAN Y L, et al. A survey on protograph LDPC codes and their applications [J]. IEEE communications surveys & tutorials, 2015, 17(4): 1989–2016. DOI: 10.1109/COMST.2015.2436705
DOI
URL
|
13 |
CHEN T Y, DIVSALAR D, WESEL R D. Protograph-based Raptor-like LDPC codes with low thresholds [C]//IEEE International Conference on Communications (ICC). IEEE, 2012: 2161–2165. DOI: 10.1109/ICC.2012.6363996
DOI
URL
|
14 |
NGUYEN-LY T T, GUPTA T, PEZZIN M, et al. Flexible, cost-efficient, high-throughput architecture for layered LDPC decoders with fully-parallel processing units [C]//Euromicro Conference on Digital System Design (DSD). IEEE, 2016: 230–237. DOI: 10.1109/DSD.2016.33
DOI
URL
|
15 |
CUI H X, GHAFFARI F, LE K, et al. Design of high-performance and area-efficient decoder for 5G LDPC codes [J]. IEEE transactions on circuits and systems I: regular papers, 2021, 68(2): 879–891. DOI: 10.1109/TCSI.2020.3038887
DOI
URL
|